For those of you looking to cite the original work on Parallella and Epiphany, please use the following:
- Andreas Olofsson, “Epiphany-V: A 1024 processor 64-bit RISC System-On-Chip”, Sept 2016, https://arxiv.org/abs/1610.01832
- A. Olofsson, R. Trogan, and O. Raikhman, “A 1024-core 70 GFLOP/W Floating Point Manycore Microprocessor“, 15th Annual Workshop on High Performance Embedded Computing, Sept 2011
- A. Olofsson, T. Nordström and Z. Ul-Abdin, “Kickstarting high-performance energy-efficient manycore architectures with Epiphany” 2014 48th Asilomar Conference on Signals, Systems and Computers, Pacific Grove, CA, 2014, pp. 1719-1726.
2020-2022
(not tracked)
2019
- [167] C Carvalho, et.al. “A Dataflow Runtime Environment and Static Scheduler for Edge, Fog and In-Situ Computing“, Int J. of Grid and Utility Computing
- [166] K. Sahasranand et al, “Fault-Aware Compression for High Sampling Rate Data Acquisition in Smart Grids“, Proceedings of the Tenth AMC International Conference on Future Energy Systems.
- [165] Suleyman Savas, “Hardware/Software Co-Design of Heterogeneous Manycore Architectures“, Doctoral Thesis, Halmstad University
- [164] James Ross, David Richie, “Scaling OpenSHMEM for Massively Parallel Processors“, Workshop on OpenSHMEM and Related Technologies
- [163] V. Nikolskii et al, “Domain-Decomposition Parallelization for Molecular Dynamics Algorithm with Short Range Potentials on Epiphany Architecture“, Lobachevskii Journal of Mathematics
- [162] T. Alvarez-Sanchez et al,. “Many-Core Parallel Algorithm to Correct the Gaussian Noise of an Image“, Supercomputing: 9th International Conference, ISUM
2018
- [161] Carmine D’Amico, “Deep Learning Solution in Analyzing Visual Imagery in Industrial Applications“, Master’s Thesis
- [160] V. Venkataramani, “Scratchpad Memory management for Multi-Threaded Applications on Many-Core Architectures“, ACM Transactions on Embedded Computing Systems.
- [159] Spiros Agathos et al, “Adaptive OpenMP Runtime System for Embedded Multicores“, IEEE 16th Int. Conference on Embedded an ubiquitous Computing.
- [158] Jose Monsalve, “Parallella Implementation of the Codelet Model“, University of Delaware Technical Report
- [157] N. Adam et al, “Proto-cluster: A Parallel Computer Architecture Based on Prototyping Boards“, IEEE 16th International Conference on Emerging eLearning Technologies and Applications
- [156] Andreas Tretter, “On Efficient Data exchange in Multicore Architecture“, PhD Thesis, ETH Zurich
- [155] M Aronsson, “A functional approach to hardware software co-design“, MSC Thesis, Chalmers University
2017
- [154] Schumann, Johann,Moosbrugger, Patrick” “Unobtrusive Software and System Health Management with R2U2 on a Parallel MIMD Coprocessor”, NASA Technical Report
- [153] Romain Dolbeau, Theoretical peak FLOPS per instruction set: a tutorial, The Journal of Supercomputing, March 2018
- [152] G Hedge, Siddharta, Nachiket Kapre, “CaffePresso: Accelerating Convolutional Networks on Embedded SoCs”, ACM Transactions on Embedded Computing Systems (TECS)
- [151] Andreas Olofsson, “EPIPHANY-V: A TFLOPS scale 16nm 1024-core 64-bit RISC Array Processor”, HC29, HOTCHIPS, 2017
- [150] Sebastian Raase, Suleyman Savas, Zain Ul-Ambdin, Tomas Nordstrom, “Supporting efficient channel-based communication in a mesh network-in-chip“,
- [149] Sethakarn Prongnuch, Theerayod Wiangtong, “The implementaiton of edge detection on HSA environment“, Electrical Engineering Congress, 2017
- [148] Laercio Minozzo, “Object tracking using a many-core embedded system“, Dissertation, Instituto Politechnico De Braganca
- [147] Dongyu Liang, “Extending ePython to support parallel Python interpreting across multiple interconnected Epiphany processors“, MSc in high Performance Computing, Unbiversity of Edinburgh
- [146] Michael Kruger, “Constructing a low cost and low powered cluster with Parallella Boards“
- [145] Essayas Gebrewahid, Tools to Compile Dataflow Programs for Manycore, PhD Thesis, Halmstad University
- [144] “Pablo Francisco Ramos Vargas, “Evaluation de la sensibilité face aux SEE et méthodologie pour la prédiction de taux d’erreurs d’applications implémentées dans des processeurs Multi-cœur et Many-cœur“, UNIVERSITE GRENOBLE ALPES
- [143] Sethakarn Prongnuch, Therayod Wiangtong, “Performance Comparison of COPRTHR and Epiphany SDK on Heterogeneous Computing Platform“, Mahanakorn University of Technology
- [142] T Grassia, Timoth´ee Levi, T Doukkali, T Kohno, “Spike pattern recognition using artificial neuron and Spike-Timing-Dependent Plasticity implemented on a multi-core embedded platform“, 22th International Symposium on Artificial Life and Robotics, Jan 2017
- [141] Arman Iranfar, Federico Terraneo, William Andrew Simon, Leon Dragic, Igor Piljic, Marina Zapater , William Fornaciari, Mario Kovac, David Atienza, “Thermal Characterization of Next-Generation Workloads on Heterogeneous MPSoCs“, 2017 SAMOS
- [140] Stephen Laide, John McAllister, “Multicore distributed dictionary learning: A microarray gene expression biclustering case study“, Acoustics, Speech and Signal Processing (ICASSP), 2017 IEEE International Conference on
- [139] Süleyman Savas, “Utilizing Heterogeneity in Manycore Architectures for Streaming Applications“, PhD Thesis, Halmstad Hogskola
- [138] Torkel Berli, “Cellular Programming on Machines with Local Communication Networks“, Mater’s Thesis, Norges teknisk-naturvitenskapelige universitet
- [137] Gabriel Ortiz, Lars Svenssion, Erik Alveflo, Per Larsson-Edefors, “Instruction level energy model for the Adapteva Epiphany multi-core processor” Proceedings of the Computing Frontiers Conference, 2017
- [136] SHI Yujing, LI Shaosheng, HU Xuesong, Research and Implementation on parallel encryption system based on Parallella, Technical Report, School of Information and Communication Engineering, Beijing University
- [135] Fang Gao, Zangquin Huang, Shulong Wang, Zheng Wang, “A hybrid clock synchronization architecture for many-core cluster system based on GPS and IEEE 1588“, ICCC 2016
- [134] Siddharta, Nachiket Kapre, “eBSP: Managing NoC traffic for BSP workloads on the 16-core Adapteva Epiphany-III processor“, 2017 DATE
- [133] Süleyman Savas, “Designing Domain Specific Heterogeneous Manycore Architectures Based on Building Blocks“, PhD Thesis, Halmstad Hogskola
- [132] Süleyman Savas, Erik Hertz, Tomas Nordström, and Zain Ul-Abdin, “Efficient Single-Precision Floating-Point Division Using Harmonized Parabolic Synthesis“, submitted to IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2017)
- [131] Andrés Goens, Sergio Siccha, Jeronimo Castrillon, Symmetry in Software Synthesis, Distributed, Parallel, and Cluster Computing (cs.DC)
- [130] David Richie, James Ross, Jamie Infantolino, “A Distributed Shared Memory Model and C++ Templated Meta-Programming Interface for the Epiphany RISC Array Processor“, ICCS/ALCHEMY Workshop 2017
- [129] Andreas Olofsson, “A 1024 processor 64-bit System-On-Chip“, 41st Annual GOMACTech Conference
- [128] Patrick Moosbrugger, Kristin Y. Rozier, Johann Schumann, “R2U2: monitoring and diagnosis of security threats for unmanned aerial systems“, Formal Methods in System Design, 2017
- [127] David Richie, James Ross, “I CAN HAS SUPERCOMPUTER? A Novel Approach to Teaching Parallel and Distributed Computing Concepts Using a Meme-Based Programming Language“, 7th NSF/TCPP Workshop on Parallel and Distributed Computing Education (EduPar-17)
- [126] Mohamed Fehmi Chatmen. “Conception d’un r´eseau sur puce optimis´e en latence“. Electronique. Universit´e de Bretagne Sud, 2016. Francais.
- [125] Maria Auras-Rodriguez, Anthony Zimmermann, Gerd Ascheid, Rainier Leupers “Using PEGs for Automatic Extraction of Memory Access Descriptions to Support Data-Parallel Pattern Recognition“, Proceedings of the 8th Workshop and 6th Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures and Design Tools and Architectures for Multicore Embedded Computing Platforms
- [124] Fang Gao ; Zhangqin Huang ; Shulong Wang ; Xinrong Ji, “A Scalable Object Detection Framework Based on Embedded Manycore Cluster“, Cyber-Enabled Distributed Computing and Knowledge Discovery (CyberC), 2016 International Conference on
- [123] Fang Gao ; Zhangqin Huang ; Zheng Wang ; Shulong Wang, “An object detection acceleration framework based on low-power heterogeneous manycore architecture“, Internet of Things (WF-IoT), 2016 IEEE 3rd World Forum on
- [122] García Rey, Eliecer, Configuración y uso de Parallella-16, University de Malaga, Technical Report
- [121] Thomas Bertauld,Michel R. Dagenais, “Low-level trace correlation on heterogeneous embedded systems“, EURASIP Journal on Embedded Systems
- [120] Suzanne J. Matthews ; Raymond W. Blaine ; Aaron F. Brantly, “Evaluating single board computer clusters for cyber operations“, Cyber Conflict (CyCon U.S.), International Conference on
- [119] Fang Gao, et al, “Optimized Parallel Implementation of Face Detection Based on Embedded Heterogeneous Many-Core Architecture“, International Journal of Pattern Recognition and Artificial Intelligence
- [118] Tortonesi, A. Morelli, M. Govoni, J Michaelis, N. Suri, C Stefanelli, S Russel, “Leveraging Internet of Things within the military network environment — Challenges and solutions“, Internet of Things (WF-IoT), 2016 IEEE 3rd World Forum on
- [117] S. Prongnuch, T. Wiangtong, “Heterogeneous Computing Platform for data processing“, 2016 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)},
2016
- [116] Kyle Labowski, Patrick Jungwirth, James A. Ross, David Richie, “Implementing Hilbert transform for Digital Signal Processing on epiphany many-core coprocessor“, High Performance Extreme Computing Conference 2016
- [115] Fang Gao, Zhangqin Huang, Shulong Wang ,Xinrong Ji, “A Manycore Processor Based Multilayer Perceptron Feedforward Acceleration Framework for Embedded System“, Information Science and Control Engineering (ICISCE), 2016 3rd International Conference on
- [114] Ghassen ZAGDENE, “MISE EN PLACE D’UN CLUSTER DE SYSTÈMES ARM POUR DES SOLUTIONS DE SÉCURITÉ“, Master’s Thesis, ÉCOLE DE TECHNOLOGIE SUPÉRIEURE UNIVERSITÉ DU QUÉBEC
- [113] Nick Brown, “ePython: An implementation of Python for the ePython: An implementation of Python for the many-core Epiphany coprocessor“, 2016 6th Workshop on Python for High-Performance and Scientific Computing
- [112] Marc Reichenbach, Max Kasparekb, Konrad Häubleina, Jan Niklas Bauera, Mohammad Alawiehb, Dietmar Feya,”Fast Heterogeneous Computing Architectures for Smart Antennas“, Journal of Systems Architecture, Nov 10, 2016
- [111] Łukasz Faber, Krzysztof Boryczk, “Efficient parallel execution of genetic algorithms on Epiphany manycore processor“, Computer Science and Information Systems (FedCSIS), 2016 Federated Conference on
- [110] Magnus Lång, “Erlang on Adapteva’s Parallella“, Uppsala University Master’s Thesis
- [109] Raul Munoz Ortiz, “Disenar e implementar la metodolgia de ejecucion paralela de algoritmo reconocimiento de imagen sobre sistema manycore“, Thesis, Instituto Politecnico nacional Centro De Investigacion y Desarrollo De Technologia Digital
- [108] Christian Menard, “MAPPING KPN-BASED APPLICATIONS TO THE NOC-BASED TOMAHAWK ARCHITECTURE“, Thesis, Technische Universität Dresden
- [107] Andreas Kurth, Andreas Tretter, Pascal A. Hager, Sergio Sanabria, Or Goksel, Lothar Thiele, Luca Benini, “Mobile Ultrasound Imaging on Heterogeneous Multi-Core Platforms“, Proceedings of the 14th ACM/IEEE Symposium on Embedded Systems for Real-Time Multimedia
- [106] Andreas Olofsson, Epiphany-V: A 1024 processor 64-bit RISC System-On-Chip, https://arxiv.org/abs/1610.01832
- [105] Johann Schumann , Patrick Moosbrugger, Kristin Y. Rozier,” Runtime Analysis with R2U2: A Tool Exhibition Report“, Runtime Verification, Volume 10012 of the series Lecture Notes in Computer Science pp 504-509
- [104] Łukasz Faber, “Distributed Computing Architecture on MIMD Accelerators“, Information Systems Architecture and Technology: Proceedings of 37th International Conference on Information Systems Architecture and Technology – ISAT 2016 – Part II
- [103] Süleyman Savas, Sebastian Raase, Essayas Gebrewahid, Zain Ul-Abdin, Tomas Nordström, “Dataflow Implementation of QR Decomposition on a Manycore“, Proceedings of the Third ACM International Workshop on Many-core Embedded System
- [102] Yiannis Nikolakopoulos, Marina Papatriantafilou, Peter Brauer, Martin Lundqvist, Vincenzo Gulisano, Philippas Tsigas, “Highly Concurrent Stream Synchronization in Many-core Embedded Systems“, Proceedings of the Third ACM International Workshop on Many-core Embedded Systems
- [101] Tatsunori Osone ; Masaru Yoshikawa ; Yoichi R. Fujii, “Quantum fluctuations in biological functions: Computational analysis of diseases with the human microRNA memory package“, SAI Computing Conference (SAI), 2016
- [100] Máté Karácsony, Koen Claessen, “Using fusion to enable late design decisions for pipelined computations“, Proceedings of the 5th International Workshop on Functional High-Performance Computing
- [99] Wojciech Turek , Jan Stypka , Daniel Krzywicki , Piotr Anielski , Kamil Pietak , Aleksander Byrski, Marek Kisiel-Dorohinicki “Highly scalable Erlang framework for agent-based metaheuristic computing“, Journal of Computational Science
- [98] Rodrigues, Sandro, “Operating infrastructure for an FPGA and ARM“, Mater’s Thesis, Universidade de Aveiro
- [97] Vaas, Steffen; Reichenbach, Marc; Hofmann, Johannes; Stadelmayer, Thomas; Fey, Dietmar, “Embedded Parallel Computing Accelerators for Smart Control Units of Frequency Converters“, Conference: ARCS 2016 – 29th International Conference on Architecture of Computing Systems
- [96] Jan-Willem Buurlage, Tom Bannink, Abe Wits, “Bulk-synchronous pseudo-streaming algorithms for many-core accelerators“, HLPP 2016: International Symposia on High-Level Parallel Programming and Applications
- [95] Nachiket Kapre, Siddhartha, “Communication Optimization for the 16-Core Epiphany Floating-Point Processor Array“, 2016 IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)
- [94] Gopalakrishna Hegde Siddhartha, Nachiappan Ramasamy, Vamsi Buddha, Nachiket Kapre, “Evaluating Embedded FPGA Accelerators for Deep Learning Applications“, IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)
- [93] Miguel Tasende, “Generation of the Single Precision BLAS library for the Parallella platform, with Epiphany co-processor acceleration, using the BLIS framework“, Conference manuscript for IEEE DataCom 2016
- [92] David Richie, James Ross, “OpenCL + OpenSHMEM Hybrid Programming Model for the Adapteva Epiphany Architecture“, OpenSHMEM 2016, Third workshop on OpenSHMEM and Related Technologies
- [91] James Ross,David Richie, “An OpenSHMEM Implementation for the Adapteva Epiphany Coprocessor“, OpenSHMEM 2016, Third workshop on OpenSHMEM and Related Technologies
- [90] Olesen, Daniel Madelung; Jakobsen, Jakob; von Benzon, Hans-Henrik; Knudsen, Per, “GNSS Software Receiver for UAVs“, European Journal of Navigation
- [89] Gopalakrishna Hegde, Nachiappan Ramasamy, Siddhartha, Nachiket Kapre, “CaffePresso: An Optimized Library for Deep Learning on Embedded Accelerator-based platforms“, 2016 International Conference on Compilers, Architectures, and Synthesis for Embedded Systems
- [88] Niranjan Suri, Mauro Tortonesi, James Michaelis, Peter Budulas, Giacomo Benincasa, Stephen Russell, Cesare Stefanelli, Robert Winkler, “Analyzing the applicability of Internet of Things to the battlefield environment“, 2016 International Conference on Military Communications and Information Systems (ICMCIS)
- [87] Samuel Sheffield, “Constructing and Performance Benchmarking of a Parallella Cluster“, 29th Annual Southeastern Conference, Consortium for Computing Sciences in Colleges
- [86] Spiros N. Agathos, Vassilios V. Dimakopoulos, “Compiler-Assisted OpenMP Runtime Organization for Embedded Multicores“, TR-2016-1, University of Ioannina
- [85] Vaas, Steffen; Reichenbach, Marc; Hofmann, Johannes; Stadelmayer, Thomas; Fey, Dietmar, “Embedded Parallel Computing Accelerators for Smart Control Units of Frequency Converters“, ARCS 2016 – 29th International Conference on Architecture of Computing Systems
- [84] Spiros Agathos, “Efficient OpenMP Runtime Support for General-Purpose and Embedded Multi-Core Platforms“, PhD Thesis, University of Ioannina
- [83] Jose Luis Gonzalez-Conde Perez, “Analysis of task scheduling for multi-core embedded systems“, Master’s Thesis, Royal Institute of Technology (KTH)
- [82] Peter Munk, Mohammad Shadi Alhakeem, Raphael Lisicki, Hendrik Röhm, Helge Parzyjegla, Hans-Ulrich Heiss, “A Software Fault-Tolerance Mechanism for Real-Time Applications on Many-Core Processors“, Workshop on Highly-Reliable Power-Efficient Embedded Designs, At Barcelona
- [81] Manel ABDELLATIF, “ACCÉLERATION DES TRAITEMENTS DE LA SÉCURITÉ MOBILE AVEC LE CALCUL PARALLÈLE“, Master’s Thesis, ÉCOLE DE TECHNOLOGIE SUPÉRIEURE UNIVERSITÉ DU QUÉBEC
- [80] Hesham Moustafa Khaled Almatary, “Operating System Kernels on Multi-core Architectures“, Master’s Thesis, University of York
- [79] Daniel R. Mendat, Sang Chin, Steve Furber, Andreas G. Andreou, “Neuromorphic sampling on the SpiNNaker and Parallella chip multiprocessors” 2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)
- [78] Simon J. Hollis and Steve Kerrison, “Swallow: Building an Energy-Transparent Many-Core Embedded Real-Time System“, To appear in DATE 2016
- [77] R. Sandoval-Arechig, R. Parra-Mochel, J. L. Vazquez-Avila, J. Flores-Troncoso, S. Ibarra-Delgado “Software Defined Networks-on-Chip for Multi/Many-Core Systems: A Performance Evaluation“, Proceedings of the 2016 Symposium on Architectures for Networking and Communications Systems
- [76] Rokas JUREVIČIUS, Virginijus MARCINKEVIČIUS, “Energy Efficient Platform for Sobel Filter in Energy and Size Constrained Systems“, Baltic J. Modern Computing, Vol. 4 (2016), No. 1, 79-88
- [75] Siddhartha, Nachiket Kapre, “Optimizations for the 16-core Epiphany Floating-Point Processor Array“, The 24th IEEE International Symposium onField-Programmable Custom Computing Machines
- [74] David Richie, James A. Ross, “Advances in Run-Time Performance and Interoperability for the Adapteva Epiphany Coprocessor“, ICCS Alchemy Workshop, 2016
- [73] James A. Ross, David A. Richie, “Implementing OpenSHMEM for the Adapteva Epiphany RISC Array Processor“, ICCS Alchemy Workshop, 2016
- [72] Michael Bromberger, incent Heuvelinem Wolfgang Karl, “Reducing Energy Consumption of Data Transfers Using Runtime Data Type Conversion“, ARchitecture of Computing Systems — ARCS 2016
- [71] Julien Vachelard, Thaise Gambarra-Soares, Gabriela Augustini, Pablo Riul, Vinicius Maracaja-Coutinho “A Guide to Scientific Crowdfunding“, PLoS Biol 14(2): e1002373. doi:10.1371/journal.pbio.1002373
- [70] James Ross, David Richie, Song Park, Dale Shires, “Parallel programming model for the Epiphany many-core coprocessor using threaded MPI“, Microprocessors and Microsystems
- [69] Taeyoung Kim, Jintaek Kang, Sungchan Kim, Soonhoi Ha, “SoPHy+: Programming model and software platform for hybrid resource management of many-core accelerators“, Microprocessors and Microsystems
- [68] Joel Adams, Jacob Caswell, Suzanne J. Matthews, Charles Peck, Elizabeth Shoop, David Toth, James Wolfer “The Micro-Cluster Showcase: 7 Inexpensive Beowulf Clusters for Teaching PDC” Proceedings of the 47th ACM Technical Symposium on Computing Science Education
- [67] Jan-Willem Buurlage, “Self-Improving Sparse Matrix Partitioning and Bulk-Synchronous Pseudo-Streaming“, Master’s Thesis, Scientific Computing Group Mathematical Institute Utrecht University
- [66] Alexandros Papadogiannakis, “Restructuring the OMPi Compiler for the Accelerator Era“, Master’s Thesis, No. PPG-22M9, Dept. of Computer Science and Engineering, Univ. of Ioannina, Feb. 2016
- [65] Noémien Kocher, Parallella computing: Another distributed system story, Technical Report, University of Applied Sciences of Western Switzerland , 2016
- [64] Peter Brauer, Martin Lundqvist, Aare Mällo, “Improving Latency in a Signal Processing System on the Epiphany Architecture“, 24th Euromicro International Conference on Parallel, Distributed and Network-Based Processing. Heraklion Crete, Greece, 17th-19th February 2016
- [63] Matthews, SJ. “Teaching with Parallella: A First Look in an Undergraduate Parallel Computing Course“. Journal of Computing Sciences in Colleges, 31(3), pp. 18-27. 2016. Note: Best Paper Award, CCSC Eastern
2015
- [62] R. Ramrez-Rubio, E. Solorzano-Alor, M. Aldape-Perez and C. Yanez-Marquez, “Feature Selection on Associative Models using Single Board Computer Paradigm“, Research In Computing Science, Technological Trends in Computing
- [61] Olesen, Daniel Madelung; Jakobsen, Jakob; Knudsen, Per. “Software-Defined GPS Receiver Implemented on the Parallella-16 Board“, Proceedings of the 28th International Technical Meeting of The Satellite Division of the Institute of Navigation
- [60] James Ross, David Richie, Song Park, “Implementing Image Processing Algorithms for the Epiphany Many-Core Coprocessor with Threaded MPI“, IEEE High Performance Extreme Computing Conference, 2015
- [59] TAS-E, EXFO, KTH, RTE, Tecnalia, “D5.8 Final hardware platform implementations Version 1.0, PAPP EU Project“
- [58] Peter Brauer, Martin Lundqvist and Aare Mällo, “Improving latency in a signal processing system on the Epiphany architecture“, MCC 2015: Eighth Swedish Workshop on Multi-Core Computing
- [57] Steven Kerrison, “Energy modelling of multi-threaded, multi-core software for embedded systems“, PhD Thesis, University of Bristol
- [56] Farahaninia, Farzad, “Acceleration of Parallel Applications by Moving Code Instead of Data“, Halmstad Hogskola Master’s Thesis
- [55] S Mount, R. Newman, “Energy-Efficient Brute Force Password Cracking“, Intelligence and Security Informatics Conference (EISIC), 2015 European
- [54] R Jurevičius, V. Marcinkevičius, “Energy efficient platform for sobel filter implementation in energy and size constrained systems“, Information, Electronic and Electrical Engineering (AIEEE), 2015 IEEE 3rd Workshop on Advances in
- [53] Liu Ke, “A Simulation Based Approach to Estimate Energy Consumption for Embedded Processors“, Masters Thesis, Halmstad Hogskola
- [52] Y. S. Gener, A. Yildiz, S. Goren, “Low-cost and low-power video filtering with parallel many cores“, 2015 9th International Conference on Electrical and Electronics Engineering (ELECO)
- [51] Sebastian Raase, “A Dataflow Communications Library for Adapteva’s Epiphany“, Halmstad Hogskola Technical Report
- [50] Erik Alveflo, “Adaptive core assignment for Adapteva Epiphany“, Master of Science Thesis in Embedded Electronic System Design, Chalmers University
- [49] Rokas Jureviˇcius, “Vision aided localization and navigation of an autonomous helicopter“, Technical Report MII-DS-07T-15-9, Vilnius University
- [48] T Vocke, “An evaluation of the Adapteva Epiphany Many-core architecture“, Technical Report, Master’s Thesis, University of Twente/ Thales
-
[47] Johann Schumann, Indranil Roychoudhury, and Chetan Kulkarni, “Diagnostic Reasoning using Prognostic Information for Unmanned Aerial Systems“, Health Management Society’s 2015 Prognostics and Health Management Conference (PHM 2015), Best Paper Mention
-
Towards Real-time, On-board, Hardware-supported Sensor and Software Health Management for Unmanned Aerial Systems“, International Journal of Prognostics and Health Management (2015)“
- [45] Alexandros Papadogiannakis,Spiros N. Agathos, Vassilios V. Dimakopoulo, “OpenMP 4.0 Device Support in the OMPi Compiler“, OpenMP: Heterogenous Execution and Data Movements, Volume 9342 of the series Lecture Notes in Computer Science pp 202-216
- [44] Johann Schumann, Patrick Moosbrugger, and Kristin Y. Rozier. “R2U2: Monitoring and Diagnosis of Security Threats for Unmanned Aerial Systems.” In Proceedings of the 15th International Conference on Runtime Verification (RV15), Springer-Verlag, Vienna, Austria, September 22–25, 2015.
- [43] Kristin Y. Rozier, Johann Schumann,Corey Ippolito. “Intelligent Hardware-Enabled Sensor and Software Safety and Health Management for Autonomous UAS“, NASA Technical Report
- [42] Munk, Peter, Saballus, Bjoern, Richling, Janan, Heiss, Hans-Ulrich, “Position Paper: Real-Time Task Migration on Many-Core Processors“, Architecture of Computing Systems. Proceedings, ARCS 2015, March 2015
- [41] Del Amo Jiménez, M., “Runtime para task offloading en la arquitectura Adapteva Parallella“, Technical Report, Universitat Potitecnica de Catalunya
- [40] Michael Kruger,”Building a Parallella board cluster“, Undergraduate Thesis, Rhodes University, South Africa
- [39] Alexander Kuhn, “Review of Novel Computing Architectures for Neural Applications“, Technical Seminar Report,Technische Universitüt München
- [38] Luley, Ryan, “MODELING & ANALYSIS OF MULTICORE ARCHITECTURES FOR EMBEDDED SIGINT APPLICATIONS“, US Airforce Research Laboratory Technical Report
- [37] Bartok, R,”A fuzzy rule interpolation base algorithm implementation on different platforms”, Carpathian Control Conference (ICCC), 2015 16th International
- [36] Floris Turkenburg, “Extending ManyMan with additional back-ends for big.LITTLE and Parallella“, Senior Thesis, University of Amsterdam
- [35] David Richie, James Ross, Song Park, Dale Shires, “Parallel Programming Model for the Epiphany Many-Core Coprocessor Using Threaded MPI“, ISCA’15, Third ACM International Workshop on Manycore Embedded Systems
- [34] David Richie, James Ross, Song Park, Dale Shires, “Threaded MPI Programming Model for the Epiphany” , Journal of Computational Science, Volume 9, July 2015, Pages 94–100
- [33] Ola Jeppsson, Sally McKee, “Towards a scalable functional simulator for the Adapteva Epiphany architecture“, MULTIPROG-2015, HiPEAC
- [32] Zain Ul-Abdin , Mingkun Yang, “A Radar Signal Processing Case Study for Dataflow Programming of Manycores“, Journal of Signal Processing Systems, Nov 27. 2015
- [31] Zain Ul-Abdin , Mingkun YangZain Ul-Abdin, Bertil Svensson, Towards Teaching Embedded Parallel Computing: An Analytical Approach, 18th Workshop on Computer Architecture Education (WCAE) (ISCA2015) , Portland, OR, USA, June 13, 2015
- [30] Yilmaz Serhan Gener, Abdullah Yildiz, Assoc. Prof. Sezer Goren, “Low-Cost and Low-Power Video Filtering with Parallella“, Yeditepe University Technical Report
- [29] Spiros N. Agathos, Alexandros Papadogiannakis and Vassilios V. Dimakopoulos, “Targeting the Parallella with OpenMP“, Euro Par 2015
- [28] Brennand Pierce and Gordon Cheng, “Herbert: design and realization of a full-sized anthropomorphically correct humanoid robot“, Frontiers in Robotics and AI
- [27] Joel C. Adams, Jacob Caswell, Suzanne J. Matthews, Charles Peck, Elizabeth Shoop, David Toth , “Budget Beowulfs: A Showcase of Inexpensive Clusters for Teaching PDC“, Proceedings of the 46th ACM Technical Symposium on Computer Science Education
- [26] Sebastian Raase, Tomas Nordström, “On the Use of a Many-core Processor for Computational Fluid Dynamics Simulations“, International Conference On Computational Science, ICCS 2015
- [25] Jerry Lindström, Stefan Nannesson, “Implementing a streaming application on a processor array“, Lund University Master’s Project
- [24] Nahro Nadir, Omar Jamal, “Communication mechanism among instances of many-core real time system“, Malardalen University Master’s Project
- [23] Magnus Lang, Kostis Sagonas, “Running Erlang on the Parallella“, Erlang User Conference 2015
-
[22] Essayas Gebrewahid, “Compiling Concurrent Programs for Manycores”, PhD Thesis, Halmstad University
2014
- [21] Andreas Olofsson, Tomas Nordström, and Zain Ul-Abdin, “Kickstarting High-performance Energy-efficient Manycore Architectures with Epiphany“, Asilomar Conference on signals, systems, and computers , Nov 2014
- [20] А.А. Сухинов, Г.Б. Остроброд, “ЭФФЕКТИВНАЯ ДЕТЕКЦИЯ ЛИЦ НА МНОГОЯДЕРНОМ ПРОЦЕССОРЕ EPIPHANY1“, (EFFICIENT FACE DETECTION ON EPIPHANY MULTICORE PROCESSOR), Bulletin of the South Ural State University Series “Computational Mathematics and Software Engineering” 2014, vol. 3, no. 3, pp. 5–19
- [19] Anish Varghese, Bob Edwards, Gaurav Mitra, Alistair P. Rendell, “Programming the Adapteva Epiphany 64-core NoC Coprocessor” 14 pages, submitted to IJHPCA Journal special edition,
- [18] Laust Brock and Sven Karlsson, “Library support for resource constrained accelerators“, 10th International Workshop on OpenMP, IWOMP 2014, Salvador, Brazil, September 28-30, 2014. Proceedings
- [17] Farshid Besharati, Mahdad Davari, Christian Danheimer Furedal, Björn Forsberg, Niklas Forsmark, Henrik Grandin, Jimmy Gunnarsson, Engla Ling, Marcus Lofvars, Sven Lundgren, Luis Mauricio, Erik Norgren, Magnus Norgren, Johan Risch, Christos Sakalis, and Stefanos Kaxiras, “The EVI Distributed Shared Memory System”, Uppsala Technical Report 2015-006
- [16] Katja Malvoni, Solar Designer,Josip Knezovic “Efficient Bcrypt Cracking with Low-Cost Parallel Hardware“, Usenix 2014
- [15] Savas, S., Gebrewahid, E., Ul-Abdin, Z., Nordstrom, T, Mingkun Y, “An evaluation of code generation of dataflow languages on manycore architectures , Embedded and Real-Time Computing Systems and Applications (RTCSA), 2014 IEEE 20th International Conference on
- [14] Zain Ul-Abdi, Mingkun Yang, “Dataflow Programming of Real-time Radar Signal Processing on Manycores“, GlobalSIP 2014: Data Flow Algorithms and Architecture for Signal Processing Systems
- [13] Essayas Gebrewahid , Mingkun Yang, Gustav Cedersjo , Zain-Ul-Abdin, Veronica Gaspes, Jorn Janneck , and Bertil Svensson, “Realizing Efficient Execution of Dataflow Actors on Manycores“, Conference: 12th IEEE International Conference on Embedded and Ubiquitous Computing (EUC), 2014
- [12] Mingkun, Yang, “CAL code generator for Epiphany architecture“, Master’s Thesis, Halmstad Hogskola
- [11] Michał Bejda, “Efficient code placement management for Epiphany architecture chips“, Master’s Thesis, Jagiellonian University
2013
- [10] Zain-ul-Abdin, Anders Ahlander, Bertil Svensson, Real-time radar signal processing on Massively Parallel Processor Arrays, Signals, Systems and Computers, 2013 Asilomar Conference on
- [9] Zain-ul-Abdin, Anders Ahlander, Bertil Svensson, Energy-Efficient Synthetic-Aperture Radar Processing on a Manycore Architecture, 2013 42nd International Conference on Parallel Processing (ICPP)
- [8] Amirhossein Taher Kouhestani, Power-aware Scheduler for Many-core, Master’s Thesis, KTH
- [7] Christoffer Lind, Jonas Green, Thomas Ingvarsson, “Movement sensor using image correlation on a multicore platform“, Master’s Thesis, Halmstad Hogskola
- [6] Xi Zhou, Yaoyao Luo, “Implementation of Hierarchical Temporal Memory on a Many-core Architecture“, Master’s Thesis, Halmstad Hogskola
- [5] James Pallister, Simon J. Hollis, and Jeremy Bennett, “Identifying Compiler Options to Minimize Energy Consumption for Embedded Platforms“, The Computer Journal
- [4] James Pallister, Simon J. Hollis, and Jeremy Bennett, “BEEBS: Open Benchmarks for Energy Measurements on Embedded Platforms“, Open Publication
- [3] Andreas Olofsson, Roman Trogan, Oleg Raikhman “A Sub 2 Watt 64-core 100 GFLOPS Accelerator Programmable in C/C++ or openCL“, High Performance Embedded Computing Conference, Sept 2013
2011
- [2] Andreas Olofsson, Roman Trogan, Oleg Raikhman “A 1024-core 70 GFLOP/W Floating Point Manycore Microprocessor“, High Performance Embedded Computing Conference, Sept 2011
2010
- [1] Andreas Olofsson, Roman Trogan, Oleg Raikhman, “A 25 GFLOPS/Watt Software Programmable Floating Point Accelerator“, High Performance Embedded Computing Conference 2010