parallella_7020_hdmi template project

Using Zynq Programmable Logic and Xilinx tools to create custom board configurations

parallella_7020_hdmi template project

Postby peteasa » Fri Aug 14, 2015 9:43 pm

I was wondering if there was a Vivado template project for the hdmi version of the fpga?

I am starting with experimenting with headless new parallella elink fpga https://www.parallella.org/2015/03/23/n ... in-vivado/ and adding the axi_hdmi_tx to the design (viewtopic.php?f=50&t=2599) but need to know how to add the External Interfaces with the correct VLNV and its not obvious how to do that. The .xdc constraints file has the appropriate definitions commented out so that is quite easy to add back in... its just adding the External Interface pins back it that I am scratching my head about right now. Any pointers to helpful tutorials or better still a template project for the parallella_hdmi version would be great!

My attempts so far have allowed me to create an External Interface, with my own defined VLNV, but when I attempt to connect for example the HDMI_D bus Vivado does not allow me to make the connection ie there is a mismatch between the analogdevicesinc data port and my defined pin. I see that in the parallella definition the bus is 8:23 and in the analogdevicesinc part there are a selection 0:15, 0:23 ... not sure if this is in some way affecting the connection.

I am guessing there is somewhere someone with a project with xx.ipdefs/src/interfaces/hdmi_rtl.xml & hdmi.xml that I can try out!

Peter
User avatar
peteasa
 
Posts: 117
Joined: Fri Nov 21, 2014 7:04 pm

Re: parallella_7020_hdmi template project

Postby peteasa » Sun Aug 16, 2015 9:16 pm

Sorry for the noise. I only need to make the ports external and use the same name as in the .xdc constraints file to get the template I need. It all seems to build ok with the hdmi cells in place but I need to do some work to ensure its going to work!
User avatar
peteasa
 
Posts: 117
Joined: Fri Nov 21, 2014 7:04 pm

Re: parallella_7010_hdmi and 7020_hdmi template project

Postby peteasa » Sun Aug 23, 2015 7:27 pm

Just in case someone stumbles upon this thread my parallella_7020_hdmi template now works with hdmi, and sound, usb etc etc.. using Linux 3.19.

I have also created a parallella_7010_hdmi template project... please can someone try this out, I only have a 7020 so cant prove the bitstream of the 7010 board

If you want to help out with this latest is on branch elink-redesign at https://github.com/peteasa/parallella.git but you may need some help unless you understand yocto.

Please dont reply to this note, please reply to viewtopic.php?f=50&t=2599 or to viewtopic.php?f=49&t=3180 if its about the branch elink-redesign at https://github.com/peteasa/parallella.git
User avatar
peteasa
 
Posts: 117
Joined: Fri Nov 21, 2014 7:04 pm


Return to FPGA Design

Who is online

Users browsing this forum: No registered users and 14 guests

cron