Vivado project for headless 7020

Using Zynq Programmable Logic and Xilinx tools to create custom board configurations

Vivado project for headless 7020

Postby boeserbaer » Tue Mar 17, 2015 10:25 pm

HI All,

I am working on a Vivado (14.2) port of the parallella headless design. I am done getting the CPU MIO/DDR settings in place, and have packaged the parallella e-link ip.

I am a little confused regarding address options. I am expecting to see the DDR as a 1GB entry starting at 0. I also don't know quite what to do with the elink addressing particularly the HP1 slave port.

Part of the confusion is that I am an ISE user till now, and previously a Quartus user.
All of the Vivado tutorials I see are using the block design mode. Am I making a mistake to try to create a black based design?

Any suggestions?

Mike Ingle
Attachments
addressing.png
addressing.png (247.51 KiB) Viewed 8975 times
parallellaBlockR2.pdf.zip
block diagram
(8.35 KiB) Downloaded 1448 times
boeserbaer
 
Posts: 16
Joined: Thu Mar 12, 2015 11:06 pm

Return to FPGA Design

Who is online

Users browsing this forum: No registered users and 19 guests

cron